Total Pageviews

Wednesday, January 30, 2008

Gate leakage, down and out?

A high-k dielectric process for CMOS transistors promises to turn the International Semiconductor Roadmap into a freeway by eliminating the gate-leakage problem at advanced nodes down to 10 nanometers.

More >

No comments: